Abstract: A 120-140 GHz frequency-switchable, very compact low-noise amplifier (LNA) fabricated in a 0.13 µm SiGe:C BiCMOS technology is proposed. A single radio-frequency (RF) switch composed of three parallel hetero junction bipolar transistors (HBTs) in a common-collector configuration and a multimodal three-line microstrip structure in the input matching network are used to obtain a LNA chip of miniaturized size. A systematic design procedure is applied to obtain a perfectly balanced gain and noise figure in both frequency states (120 GHz and 140 GHz). The measured gain and noise figure are 14.2/14.2 dB and 8.2/8.2 dB at 120/140 GHz respectively, in very good agreement with circuit/electromagnetic co-simulations. The LNA chip and core areas are 0.197 mm 2 and 0.091 mm 2 , respectively, which supposes an area reduction of 23.4% and 15.2% compared to other LNAs reported in this frequency band. The experimental results validate the design procedure and its analysis.
Introduction
The D-band (110-170 GHz) millimeter-wave (mm-wave) frequency region is attracting a growing interest for the development of future short-distance, high-speed line-of-sight fixed-communication systems [1, 2] . The International Telecommunication Union (ITU) radio regulations [3] define frequency allocations for those services in the frequency ranges 122.25-123 GHz and 141-148.5 GHz. Applications such as backhaul, front-haul and fixed wireless access in point-to-point or point-to-multipoint systems, 5G mobile backhaul tail link and inter-server connection systems have been envisaged, and several demonstration prototypes of D-band links in the frequency range 125-160 GHz have been reported [4] . A multiband architecture is often required for an efficient use of the spectrum [5, 6] and, in order to enable inexpensive and versatile communication systems, frequency reconfigurable devices, in particular low-noise amplifiers (LNAs) are highly desirable. This way the size, cost, and power consumption are minimized.
The SiGe BiCMOS technology has demonstrated maturity and high performance for D-band wireless systems and sensors [2, 7, 8] . Recent advances in 0.13 µm SiGe BiCMOS hetero junction bipolar transistor (HBT) devices [9] have enabled the development of fixed-frequency LNAs using two to four HBT stages, typically in a cascode configuration [1, [10] [11] [12] [13] [14] [15] [16] [17] , featuring a high gain G (G = 24 dB at 158 GHz [1] ) and low noise figure F (F = 5.1 dB at 144.5 GHz [14] ). Other silicon technologies, such as 65-and 28-nm SOI CMOS, are also being used to fabricate D-band LNAs [18] [19] [20] , featuring comparable gain but a higher noise figure (G = 15.7 dB and F = 8.5 dB at 160 GHz [20] ). Regarding frequency-reconfigurable mm-wave LNAs, only a few have been reported to date, at 60/77 GHz [15] , 24/79 GHz [16] , and at D-band (125/140 GHz) [17] , all using the SiGe BiCMOS process. The frequency reconfiguration is provided with radio-frequency microelectromechanical system (RF-MEMS) switches (elements included in the design-kit library [8] ). Though the design in [17] was not optimized for a maximal G or minimal F, but for a balanced G and F in the two frequency states, it features a gain G = 18.2/16.1 dB and noise figure F = 7/7.7 dB at 125/140 GHz, which compare well with those of fixed-frequency LNAs [1, 11, 12] and are competitive for the intended applications.
Regarding miniaturization, the frequency-reconfigurable D-band LNA presented in [17] exhibits both, the smallest chip area, A CHIP , and core area (without RF-and DC-pads), A CORE , compared to the other D-band LNAs [1, [10] [11] [12] [13] [14] . In [17] , the RF-MEMS switch area is 0.031 mm 2 , which supposes a 29% of A CORE (A CORE = 0.107 mm 2 ). Since the RF-MEMS switch dimensions barely scale with frequency (0.040 mm 2 for devices in the 60-110 GHz [15] vs. 0.031 mm 2 for devices in the 110-170 GHz frequency band [17] ), it is pertinent to explore other options to design more compact RF switches. One potential application is future frequency-reconfigurable BiCMOS LNAs at higher frequencies, such as the G-band (140-220 GHz) and WR-4 waveguide band (170-260 GHz), at which the RF-MEMS switch area may become comparable to the core area. As an example, the (estimated) A CORE of the 245 GHz fixed-frequency LNA reported in [21] is only 0.036 mm 2 .
In this paper a frequency-reconfigurable BiCMOS LNA at 120/140 GHz is presented. The LNA design is based on the one reported by the authors in [17] but now an HBT-based switch is used instead of a RF-MEMS switch. As a result, the LNA size is further reduced with only a slight decrease in gain and increase in noise figure, but with enhanced gain balance and noise-figure balance in both frequency states. The paper is organized as follows: In Section 2 the LNA design and HBT-based switch design are presented, and the HBT-switch performances are compared to that of the RF-MEMS switch. In Section 3 the experimental results are presented, discussed, and compared to previous works. Finally, Section 4 concludes the paper and its contributions are highlighted.
Design of the Frequency-Reconfigurable LNA
The LNA schematic is shown in Figure 1 . It consists of two cascode stages. The first stage is composed of HBTs Q 1 and Q 2 and the second stage of HBTs Q 3 and Q 4 . They are biased using current mirrors (Q 5 /Q 6 and Q 7 /Q 8 , respectively) and bias resistors (R 1 and R 2 ). Similarly to [17] , the input and output matching networks (IMN and OMN, respectively) are fixed, and the frequency-reconfiguration capability is only introduced in the LNA inter-stage matching network (ISMN), to reduce the design complexity, size, and weight.
The IMN is based on a compact three-line-microstrip (TLM) section connected to input/output short microstrip lines, with two central series gaps in its outer strips [17] . The TLM simultaneously propagates three fundamental modes: even-even (ee), odd-odd (oo), and odd-even (oe) [22] . The microstrip modes basically generate ee modes at the microstrip-to-TLM transitions, which then excite (and afterwards interact with) the oo and oe modes at the gaps, which in turn resonate in the TLM section. The interaction between all these modes results in an IMN featuring a large electrical size with reduced physical area. To illustrate the modal conversion as well as the resonance condition in the TLM multimodal structure, Figure 2 shows the simulated current density distribution on the metallization for the two frequency states (120 GHz and 140 GHz). The simulation was performed using the electromagnetic (EM) simulator Momentum 2.5D (Keysight Technologies, Santa Rosa, CA, USA). The (symmetrical) ee mode features equally-oriented currents on the three TLM strips, the (symmetrical) oo mode features equally-oriented currents in the outer strips and reverse-oriented current in the center strip, and the (anti-symmetrical) oe mode features reverse-oriented currents in the outer strips and no current in the center strip [19] . The anti-symmetrical oe mode can only be generated in the asymmetrically loaded gaps in the outer TLM strips, whereas the symmetrical ee and oo modes can, in addition, be generated at the symmetrical transitions to microstrip lines at both ports of the IMN. The high levels of currents in the center strip for the 120-GHz state indicate the predominance of the ee and oo modes for the performance of the IMN in this state, whereas the markedly asymmetrical current distribution for the 140-GHz state indicates the predominance of oo and oe modes in the performance of the IMN in this state. The characteristic impedances and propagation constants of each TLM-fundamental mode were first determined from electromagnetic simulation of a basic TLM section without any discontinuity. Then the dimensions (lengths, strip widths, and gaps) of the TLM structure in the IMN were optimized by using modal equivalent circuits which transform the actual voltages and currents on generic n-conductor lines (in this case, n = 3) into their modal counterparts [23] . This way the IMN physical dimensions were minimized to obtain a structure of reduced size designed to combine a low LNA noise figure (F) and a small input-reflection coefficient magnitude |Γ IN |, both balanced at the two frequency states (120/140 GHz). for the 120-GHz state indicate the predominance of the ee and oo modes for the performance of the IMN in this state, whereas the markedly asymmetrical current distribution for the 140-GHz state indicates the predominance of oo and oe modes in the performance of the IMN in this state. The characteristic impedances and propagation constants of each TLM-fundamental mode were first determined from electromagnetic simulation of a basic TLM section without any discontinuity. Then the dimensions (lengths, strip widths, and gaps) of the TLM structure in the IMN were optimized by using modal equivalent circuits which transform the actual voltages and currents on generic n-conductor lines (in this case, n = 3) into their modal counterparts [23] . This way the IMN physical dimensions were minimized to obtain a structure of reduced size designed to combine a low LNA noise figure (F) and a small input-reflection coefficient magnitude |IN|, both balanced at the two frequency states (120/140 GHz). for the 120-GHz state indicate the predominance of the ee and oo modes for the performance of the IMN in this state, whereas the markedly asymmetrical current distribution for the 140-GHz state indicates the predominance of oo and oe modes in the performance of the IMN in this state. The characteristic impedances and propagation constants of each TLM-fundamental mode were first determined from electromagnetic simulation of a basic TLM section without any discontinuity. Then the dimensions (lengths, strip widths, and gaps) of the TLM structure in the IMN were optimized by using modal equivalent circuits which transform the actual voltages and currents on generic n-conductor lines (in this case, n = 3) into their modal counterparts [23] . This way the IMN physical dimensions were minimized to obtain a structure of reduced size designed to combine a low LNA noise figure (F) and a small input-reflection coefficient magnitude |IN|, both balanced at the two frequency states (120/140 GHz). The OMN is composed of a simple line-short-circuited stub structure (microstrip lines L 7 and L 8 ), designed to attain a balanced second-stage power gain G p2 at both frequency states. The ISMN consists of a two-segment short-circuited stub L 6 /L 9 , a second short-circuited stub L 5 , an RF switch terminated with a short-circuited stub L 11 , biased through a λ⁄4 stub (L 10 ), and a series capacitor C 11 . C 9 , C 10 , and C 12 are decoupling capacitors. The purpose of L 5 is to allow a shorter L 6 segment, thus reducing the chip transversal dimension. The RF switch selects the two-segment stub length, either L 6 when the switch is in its ON state (for the high-frequency, 140 GHz LNA state), or L 6 + L 9 when the switch is in its OFF state (for the low-frequency, 120 GHz LNA state). As shown in Figure 3 , the ISMN line lengths and the series capacitor value C 11 were designed to present Γ L1 values that guarantee a first-stage power gain G p1 balanced at both frequency states (G p1 = 9.6/8.9 dB at 120/140 GHz). Therefore, the combined effect of the OMN and the ISMN is to balance the LNA power gain G p (G p = G p1 ·G p2 ) at both frequency states. Those Γ L1 values simultaneously fulfill the IMN requirements for a low and balanced F and |Γ IN |. This can graphically be assessed by plotting on the Γ L1 plane the geometrical locus of constant F and |Γ IN | (for a given source reflection coefficient), which is a circle. These circles, for |Γ IN | = −11/−14.6 dB and F = 6.1/6.5 dB at 120/140 GHz, are also plotted in Figure 3 . It can be observed that the circles intersect the intended Γ L1 values, and in consequence the requirements for G p , F, and |Γ IN | at both frequency states are satisfied simultaneously. The simulated results were obtained from circuit/electromagnetic (EM) co-simulation, using manufacturer circuit models for HBTs (including the transistors used in the RF switch) and resistors, and electromagnetic models (obtained from electromagnetic simulation) for passives (lines, metallization on different layers, pads, via-holes, capacitors and ground plane). The simulation platform was Keysight ADS/2.5D Momentum. From the electromagnetic analysis an electromagnetic model (co-simulation element) was obtained, which was used in a circuit simulation as a block to which the manufacturer's design kit models of HBTs and resistors were connected. The OMN is composed of a simple line-short-circuited stub structure (microstrip lines L7 and L8), designed to attain a balanced second-stage power gain Gp2 at both frequency states. The ISMN consists of a two-segment short-circuited stub L6/L9, a second short-circuited stub L5, an RF switch terminated with a short-circuited stub L11, biased through a λ⁄4 stub (L10), and a series capacitor C11. C9, C10, and C12 are decoupling capacitors. The purpose of L5 is to allow a shorter L6 segment, thus reducing the chip transversal dimension. The RF switch selects the two-segment stub length, either L6 when the switch is in its ON state (for the high-frequency, 140 GHz LNA state), or L6 + L9 when the switch is in its OFF state (for the low-frequency, 120 GHz LNA state). As shown in Figure 3 , the ISMN line lengths and the series capacitor value C11 were designed to present L1 values that guarantee a first-stage power gain Gp1 balanced at both frequency states (Gp1 = 9.6/8.9 dB at 120/140 GHz). Therefore, the combined effect of the OMN and the ISMN is to balance the LNA power gain Gp (Gp = Gp1·Gp2) at both frequency states. Those L1 values simultaneously fulfill the IMN requirements for a low and balanced F and |IN|. This can graphically be assessed by plotting on the L1 plane the geometrical locus of constant F and |IN| (for a given source reflection coefficient), which is a circle. These circles, for |IN| = −11/−14.6 dB and F = 6.1/6.5 dB at 120/140 GHz, are also plotted in Figure 3 . It can be observed that the circles intersect the intended L1 values, and in consequence the requirements for Gp, F, and |IN| at both frequency states are satisfied simultaneously. The simulated results were obtained from circuit/electromagnetic (EM) co-simulation, using manufacturer circuit models for HBTs (including the transistors used in the RF switch) and resistors, and electromagnetic models (obtained from electromagnetic simulation) for passives (lines, metallization on different layers, pads, via-holes, capacitors and ground plane). The simulation platform was Keysight ADS/2.5D Momentum. From the electromagnetic analysis an electromagnetic model (co-simulation element) was obtained, which was used in a circuit simulation as a block to which the manufacturer's design kit models of HBTs and resistors were connected. Figure 4c ) uses two HBTs, series-and shunt-connected respectively. Preliminary simulations showed that the L-shape and shunt-HBT configurations had similar ON-state isolation but the L-shape OFF-state insertion loss was much higher. The diode configuration showed poorer ON-state isolation and OFF-state insertion loss than the shunt-HBT configuration. Therefore, the (Figure 4c ) uses two HBTs, series-and shunt-connected respectively. Preliminary simulations showed that the L-shape and shunt-HBT configurations had similar ON-state isolation but the L-shape OFF-state insertion loss was much higher. The diode configuration showed poorer ON-state isolation and OFF-state insertion loss than the shunt-HBT configuration. Therefore, the L-shape and diode configurations were dismissed as an option for the RF switch, and the selected configuration was the shunt-HBT in reverse-saturation mode (Figure 4a ). The three shunt HBTs (Q 1 , Q 2 , and Q 3 in Figure 4a ) are in a common-collector configuration. With reference to Figure 1 , the emitters are connected to L 11 , the collectors are connected to ground and the switch bias voltage V SWITCH is supplied through the λ⁄4 stub L 10 . When V SWITCH = 0 V (Figure 4b ), the transistors are in the cut-off region mode and they behave as a high impedance R OFF in parallel with a parasitic capacitance C OFF (the HBT-based RF switch is in OFF state). L 11 adds an inductance which resonates with the C OFF capacitances, thus reducing their effect on the switch. When V SWITCH = 1 V (Figure 4c ), the transistors are in the saturation region mode and they behave as a low impedance R ON (the HBT-based RF switch is in ON state). Connecting the switch HBTs in reverse saturation mode (the HBTs are flipped) isolates the emitter from the silicon substrate, thus reducing the parasitic capacitances; also, the impedance in OFF state is larger since the potential barrier in the conduction band is larger at the emitter than at the collector [24] . The RF-switch DC-power consumption in ON state is 15 mW. The number of transistors used for the selected shunt-HBT configuration was a trade-off between performance and power consumption. If two HBTs were used, the DC-power consumption would decrease to 12 mW but the ON-state isolation would worsen (15.5 dB). Using four HBTs would increase the ON-state isolation to 20.8 dB but the OFF-state insertion loss and power consumption would increase to 0.46 dB and 24 mW, respectively. L-shape and diode configurations were dismissed as an option for the RF switch, and the selected configuration was the shunt-HBT in reverse-saturation mode (Figure 4a ). The three shunt HBTs (Q1, Q2, and Q3 in Figure 4a ) are in a common-collector configuration. With reference to Figure 1 , the emitters are connected to L11, the collectors are connected to ground and the switch bias voltage VSWITCH is supplied through the λ⁄4 stub L10. When VSWITCH = 0 V (Figure 4b ), the transistors are in the cut-off region mode and they behave as a high impedance ROFF in parallel with a parasitic capacitance COFF (the HBT-based RF switch is in OFF state). L11 adds an inductance which resonates with the COFF capacitances, thus reducing their effect on the switch. When VSWITCH = 1 V (Figure 4c ), the transistors are in the saturation region mode and they behave as a low impedance RON (the HBT-based RF switch is in ON state). Connecting the switch HBTs in reverse saturation mode (the HBTs are flipped) isolates the emitter from the silicon substrate, thus reducing the parasitic capacitances; also, the impedance in OFF state is larger since the potential barrier in the conduction band is larger at the emitter than at the collector [24] . The RF-switch DC-power consumption in ON state is 15 mW. The number of transistors used for the selected shunt-HBT configuration was a trade-off between performance and power consumption. If two HBTs were used, the DC-power consumption would decrease to 12 mW but the ON-state isolation would worsen (15.5 dB). Using four HBTs would increase the ON-state isolation to 20.8 dB but the OFF-state insertion loss and power consumption would increase to 0.46 dB and 24 mW, respectively. Figure 4a , taking into consideration the stubs L10 and L11 connected to the HBT base and emitter, respectively, as shown in Figure 1 . From Figure 5 , the calculated switch-insertion loss (IL), defined as IL = −10·log(|S21(OFF)| 2 ), is 0.36 dB at 120 GHz, and the calculated switch isolation (I), defined as I = −10·log(|S21 (ON)| 2 ) , is 18.6 dB at 140 GHz. The stub length L11 was tuned to resonate with COFF to minimize IL at 120 GHz. The RF-MEMS switch used in [17] features IL = 0.25 dB at 120 GHz and I = 32 dB at 140 GHz [8] . Therefore, the proposed HBT switch presents a lower isolation and a higher insertion loss than its RF-MEMS switch counterpart. The performance trade-off between MEMS and HBT switches for the LNA design can be observed by comparing Figure 3 with Figure 2 of [17] . Gp1 decreases and the noise figure increases in both frequency states, but the Figure 4a , taking into consideration the stubs L 10 and L 11 connected to the HBT base and emitter, respectively, as shown in Figure 1 . From Figure 5 , the calculated switch-insertion loss (IL), defined as IL = −10·log(|S 21 (OFF)| 2 ), is 0.36 dB at 120 GHz, and the calculated switch isolation (I), defined as I = −10·log(|S 21 (ON)| 2 ), is 18.6 dB at 140 GHz. The stub length L 11 was tuned to resonate with C OFF to minimize IL at 120 GHz. The RF-MEMS switch used in [17] features IL = 0.25 dB at 120 GHz and I = 32 dB at 140 GHz [8] . Therefore, the proposed HBT switch presents a lower isolation and a higher insertion loss than its RF-MEMS switch counterpart. The performance trade-off between MEMS and HBT switches for the LNA design can be observed by comparing Figure 3 with Figure 2 of [17] . G p1 decreases and the noise figure increases in both frequency states, but the decrease in G p1 is smaller in the high-frequency state (1.6/1 dB respectively). Thus, as discussed in Section 3, it is possible to get a perfectly balanced gain and noise figure between both frequency states, and the chip size is substantially reduced.
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(a) (b) The LNA was fabricated in SG13G2 0.13 µm SiGe:C BiCMOS technology using HBTs with fT / fmax of 300/500 GHz and 0.9 µm emitter length [25] from IHP -Leibniz-Institut für innovative Mikroelektronik. The back-end-of-line (BEOL) consists of five metal layers (M1-M5) and two top-metal layers, TM1, and TM2 ( Figure 6 ). All lines on the ISMN (L5, L6, L9, L10, and L11) and OMN (L7 and L8,), as well as line L4 are microstrip lines. The top-most metal layer TM2 was used for L5, L6, L7, L8 L10, L11, and the multimodal TLM structure of the IMN. L9 was fabricated using the TM1 layer, and L4 with a stack of three layers (M2, M3, and M4). The calculated Q factor from EM simulation is 37 for both frequencies (120 GHz and 140 GHz). The number of emitter fingers for transistors Q1/Q2/Q3/Q4 in stages 1 and 2 of the cascode configuration (Figure 1 ) is 5/10/10/10. This combination was selected according to the gain and noise figure required for each stage, while keeping a low DC-power consumption. The number of emitter fingers of each transistor in the HBT-RF switch is 7, which assures the required current flows for the transistors in ON state (IB = 5 mA for each transistor, IC = 1.9/1.7/1.7 mA for Q1/Q2/Q3 in Figure 4a ). The LNA total DC-power consumption PDC, including the two stages and the RF switch is PDC = 37.5 mW for the 120 GHz frequency state and PDC = 52.5 mW for the 140 GHz frequency state. decrease in Gp1 is smaller in the high-frequency state (1.6/1 dB respectively). Thus, as discussed in Section 3, it is possible to get a perfectly balanced gain and noise figure between both frequency states, and the chip size is substantially reduced.
(a) (b) The LNA was fabricated in SG13G2 0.13 µm SiGe:C BiCMOS technology using HBTs with fT / fmax of 300/500 GHz and 0.9 µm emitter length [25] from IHP -Leibniz-Institut für innovative Mikroelektronik. The back-end-of-line (BEOL) consists of five metal layers (M1-M5) and two top-metal layers, TM1, and TM2 ( Figure 6 ). All lines on the ISMN (L5, L6, L9, L10, and L11) and OMN (L7 and L8,), as well as line L4 are microstrip lines. The top-most metal layer TM2 was used for L5, L6, L7, L8 L10, L11, and the multimodal TLM structure of the IMN. L9 was fabricated using the TM1 layer, and L4 with a stack of three layers (M2, M3, and M4). The calculated Q factor from EM simulation is 37 for both frequencies (120 GHz and 140 GHz). The number of emitter fingers for transistors Q1/Q2/Q3/Q4 in stages 1 and 2 of the cascode configuration (Figure 1 ) is 5/10/10/10. This combination was selected according to the gain and noise figure required for each stage, while keeping a low DC-power consumption. The number of emitter fingers of each transistor in the HBT-RF switch is 7, which assures the required current flows for the transistors in ON state (IB = 5 mA for each transistor, IC = 1.9/1.7/1.7 mA for Q1/Q2/Q3 in Figure 4a ). The LNA total DC-power consumption PDC, including the two stages and the RF switch is PDC = 37.5 mW for the 120 GHz frequency state and PDC = 52.5 mW for the 140 GHz frequency state. The LNA was fabricated in SG13G2 0.13 µm SiGe:C BiCMOS technology using HBTs with f T / f max of 300/500 GHz and 0.9 µm emitter length [25] from IHP-Leibniz-Institut für innovative Mikroelektronik. The back-end-of-line (BEOL) consists of five metal layers (M1-M5) and two top-metal layers, TM1, and TM2 ( Figure 6 ). All lines on the ISMN (L 5 , L 6 , L 9 , L 10 , and L 11 ) and OMN (L 7 and L 8 ,), as well as line L 4 are microstrip lines. The top-most metal layer TM2 was used for L 5 , L 6 , L 7 , L 8 L 10 , L 11 , and the multimodal TLM structure of the IMN. L 9 was fabricated using the TM1 layer, and L 4 with a stack of three layers (M2, M3, and M4). The calculated Q factor from EM simulation is 37 for both frequencies (120 GHz and 140 GHz). The number of emitter fingers for transistors Q 1 /Q 2 /Q 3 /Q 4 in stages 1 and 2 of the cascode configuration (Figure 1 ) is 5/10/10/10. This combination was selected according to the gain and noise figure required for each stage, while keeping a low DC-power consumption. The number of emitter fingers of each transistor in the HBT-RF switch is 7, which assures the required current flows for the transistors in ON state (I B = 5 mA for each transistor, I C = 1.9/1.7/1.7 mA for Q 1 /Q 2 /Q 3 in Figure 4a ). The LNA total DC-power consumption P DC , including the two stages and the RF switch is P DC = 37.5 mW for the 120 GHz frequency state and P DC = 52.5 mW for the 140 GHz frequency state. Figure 7 shows a micrograph of the fabricated LNA. The LNA features an HBT-switch area of 45.4 µm × 23.6 µm, which is much smaller than the RF-MEMS switch area (260 µm × 118 µm) of the previous LNA presented in [17] . The chip and core areas are A CHIP = 515 µm × 382 µm and A CORE = 331 µm × 274 µm, which supposes an area reduction of 23.4% and 15.2%, respectively, compared to [17] .
Micromachines 2019, 10, x 7 of 13 Figure 7 shows a micrograph of the fabricated LNA. The LNA features an HBT-switch area of 45.4 µm × 23.6 µm, which is much smaller than the RF-MEMS switch area (260 µm × 118 µm) of the previous LNA presented in [17] . The chip and core areas are ACHIP = 515 µm × 382 µm and ACORE = 331 µm × 274 µm, which supposes an area reduction of 23.4% and 15.2%, respectively, compared to [17] . 
Results and Discussion

S-Parameter Simulation and Measurement
The S-parameters of the fabricated frequency-switchable LNA were experimentally characterized from 110 to 170 GHz on a semi-automated wafer probe station with a setup from Rohde & Schwarz, consisting of a 4 port ZVA24 as vector network analyzer and two ZVA170 millimeter-wave converters (Figure 8 ). The Cascade Microtech 75 µm-pitch infinity(R) GSG waveguide probes were connected via WR6 waveguide s-bends to the millimeter-wave converters. For the calibration, the impedance standard substrate (ISS 138-356) was placed together with an RF absorber on an auxiliary ceramic chuck and a full two-port LRRM calibration was performed. The applied bias voltage VCC (Figure 1) was VCC = 2.5 V and the input RF power was −20 dBm. Figure 9 and 10 compare the measured and simulated LNA S-parameters for the lower-frequency state (120 GHz) and upper-frequency state (140 GHz), respectively. The LNA features a measured |S21|, |S11|, |S12|, and |S22| of 14.2, −6.6, −46, and −8.1 dB respectively for the lower-frequency state, and 14.2, −14, −37.9, and −2.5 dB respectively for the upper-frequency state. These results are in good agreement with simulations. 
Results and Discussion
S-Parameter Simulation and Measurement
The S-parameters of the fabricated frequency-switchable LNA were experimentally characterized from 110 to 170 GHz on a semi-automated wafer probe station with a setup from Rohde & Schwarz, consisting of a 4 port ZVA24 as vector network analyzer and two ZVA170 millimeter-wave converters (Figure 8 ). The Cascade Microtech 75 µm-pitch infinity(R) GSG waveguide probes were connected via WR6 waveguide s-bends to the millimeter-wave converters. For the calibration, the impedance standard substrate (ISS 138-356) was placed together with an RF absorber on an auxiliary ceramic chuck and a full two-port LRRM calibration was performed. The applied bias voltage V CC (Figure 1 ) was V CC = 2.5 V and the input RF power was −20 dBm. Figures 9 and 10 compare the measured and simulated LNA S-parameters for the lower-frequency state (120 GHz) and upper-frequency state (140 GHz), respectively. The LNA features a measured |S 21 |, |S 11 |, |S 12 |, and |S 22 | of 14.2, −6.6, −46, and −8.1 dB respectively for the lower-frequency state, and 14.2, −14, −37.9, and −2.5 dB respectively for the upper-frequency state. These results are in good agreement with simulations. 
Noise-Figure (F) Simulation and Measurement
The noise figure F was measured for both frequency states. The measurement was also carried out on wafer using the Y-factor method. The measurement setup is described in [20] . Hot and cold noise temperatures are produced by a noise diode Elva-1 ISSN-06. The noise power is down-converted to a 50 MHz IF using a subharmonic mixer with amplifier-multiplier chain as LO (MixAMC-192, Virginia Diodes Inc., Charlottesville, VA, USA), and measured using a noise figure analyzer Agilent N8973A (now Keysight Santa Rosa, CA, USA).
The simulated F is compared to the measured results for the lower-and upper-frequency states in Figure 11 . The measured F is 8.2 dB for both lower-and upper-frequency states, in close agreement with simulation. The noise figure F was measured for both frequency states. The measurement was also carried out on wafer using the Y-factor method. The measurement setup is described in [20] . Hot and cold noise temperatures are produced by a noise diode Elva-1 ISSN-06. The noise power is down-converted to a 50 MHz IF using a subharmonic mixer with amplifier-multiplier chain as LO (MixAMC-192, Virginia Diodes Inc., Charlottesville, VA, USA), and measured using a noise figure analyzer Agilent N8973A (now Keysight Santa Rosa, CA, USA).
The simulated F is compared to the measured results for the lower-and upper-frequency states in Figure 11 . The measured F is 8.2 dB for both lower-and upper-frequency states, in close agreement with simulation. The noise-figure peak shift in low-frequency state is attributed to the EM simulation which underestimates the small inductance associated to the metallization and via holes connecting each transistor emitter of the HBT switch.
Stability (µ-Factor) Simulation and Measurement
The stability of the LNA was assessed using the µ and µ' factors [26] . According to the simulations performed from DC to 170 GHz, the LNA is unconditionally stable in all frequencies (µ > 1 and µ' > 1) for both lower-and upper-frequency states. The µ and µ' stability factors were also obtained from the measured results demonstrating that the LNA is unconditionally stable in the 110 to 170 GHz frequency band for both frequency states. As shown in Figure 12 , the minimal calculated µ and µ' values obtained from the measurements are µ = 1.07 and µ' = 1.82 for the lower-frequency state, and µ = 1.02 and µ' = 1.45 for the upper-frequency state. The noise-figure peak shift in low-frequency state is attributed to the EM simulation which underestimates the small inductance associated to the metallization and via holes connecting each transistor emitter of the HBT switch.
The stability of the LNA was assessed using the µ and µ' factors [26] . According to the simulations performed from DC to 170 GHz, the LNA is unconditionally stable in all frequencies (µ > 1 and µ' > 1) for both lower-and upper-frequency states. The µ and µ' stability factors were also obtained from the measured results demonstrating that the LNA is unconditionally stable in the 110 to 170 GHz frequency band for both frequency states. As shown in Figure 12 , the minimal calculated µ and µ' values obtained from the measurements are µ = 1.07 and µ' = 1.82 for the lower-frequency state, and µ = 1.02 and µ' = 1.45 for the upper-frequency state. 
Simulated 1-dB Gain Compression Point (P1dB)
The 1-dB gain compression point (P1dB) was obtained from a non-linear simulation of the LNA. The LNA input power was swept from −50 dBm to 0 dBm and the output power was simulated using the HBT non-linear model provided by the manufacturer. In Figure 13 , the simulated output power is plotted vs. the input power and compared to the theoretical small-signal output power. It can be observed that the input-referred P1dB is −12.4 dBm for the lower-frequency state and −13.6 dBm for the upper-frequency state. 
Discussion of Results
The LNA S-parameters and F measurements presented in Figures 9-11 are in good agreement with the simulations and well balanced at both frequency states. Indeed, it is observed that the gain (|S21|) and noise figure F 
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Discussion of Results
The LNA S-parameters and F measurements presented in Figures 9-11 are in good agreement with the simulations and well balanced at both frequency states. Indeed, it is observed that the gain (|S21|) and noise figure F feature the same measured values (14.2/14.2 dB and 8.2/8.2 dB) at 120/140 GHz, respectively. Thus, the frequency-reconfigurable LNA concept and design methodology is validated. Table 1 shows a comparison of the LNA measured parameters and those of other reconfigurable and not-reconfigurable cascaded SiGe BiCMOS mm-wave LNAs reported in the literature. In order to evaluate and compare the LNA performance, a figure-of-merit (FoM) is defined as 
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where G is the LNA gain (G = |S 21 | 2 ) and the area A refers either to A CHIP or A CORE . The proposed LNA exhibits the smallest area A (both A CHIP and A CORE ) and the highest FoM (save [11] and [17] at 143 GHz with a similar FoM). Compared to the frequency-reconfigurable LNAs based on RF-MEMS switches [15] [16] [17] , it is more compact at the expense of a lower gain and higher P DC in the upper-frequency state, and it exhibits the same (or very similar) F at comparable frequencies. Though the LNA was not designed for a maximal G or minimal F, but for a balanced G and F in the two frequency states, its F is comparable or better than [1, 12] at similar frequencies, which are not reconfigurable and were optimized for low-noise performance. 
Conclusions
A 120-140 GHz frequency-reconfigurable 0.13 µm SiGe:C BiCMOS, very-compact D-band LNA has been presented. A single HBT switch is used in the inter-stage matching network to minimize size and design complexity. The HBT switch is composed of three transistors in parallel, featuring 0.36 dB switch-insertion loss in OFF state and 18.6 dB switch-isolation in ON state. The LNA size is minimized by using, in addition to a single HBT switch, a multimodal three-line-microstrip input-matching network. A systematic general procedure has been applied to design the input-, inter-stage-and output-matching networks to obtain a perfectly balanced gain and noise figure at both frequency states. The measured gain and noise figure are 14.2/14.2 dB and 8.2/8.2 dB at 120/140 GHz, respectively, in very good agreement with circuit/electromagnetic co-simulations. The chip and core areas (0.197/0.091 mm 2 ) are the smallest reported in the literature in this frequency band. The experimental results validate the design procedure and its analysis, and prove that reconfigurable devices based on HBTs can be a viable alternative to those based on MEMS switches whenever the performance specifications are not exceedingly demanding and compactness can be an issue (e.g., in space applications), besides saving cost and fabrication steps. 
